

FIG. 1




FIG. 2




FIG. 3




FIG. 4

	Vg	Vd	Vs
WRITE	10V	6V	0V
ERASE	-7V	OPEN	6V
READ	5V	1V	0V

FIG. 5




FIG. 6A




FIG. 6B




FIG. 7




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 9




FIG. 10




FIG. 11











FIG. 12








FIG. 20





FIG. 22




FIG. 23





FIG. 24



F/G.25




FIG. 26

FIG. 27A





FIG. 27B







FIG. 28






FIG. 30




FIG. 31




FIG. 32




FIG. 33